• R/O
  • HTTP
  • SSH
  • HTTPS

Commit

Tags
No Tags

Frequently used words (click to add to your profile)

javac++androidlinuxc#windowsobjective-ccocoa誰得qtpythonphprubygameguibathyscaphec計画中(planning stage)翻訳omegatframeworktwitterdomtestvb.netdirectxゲームエンジンbtronarduinopreviewer

linux-3.0.x for AP-SH4A-0A Board


Commit MetaInfo

Revisãocad9b0afb809af7e7710dd8d3cf48e79eab5e276 (tree)
Hora2011-08-05 13:58:33
AutorRajashekhara, Sudhakar <sudhakar.raj@ti.c...>
CommiterGreg Kroah-Hartman

Mensagem de Log

ASoC: davinci: fix codec start and stop functions

commit 3012f43eaf7592d8121426918e43e3b5db013aff upstream.

According to DM365 voice codec data sheet at [1], before starting
recording or playback, ADC/DAC modules should follow a reset and
enable cycle. Writing a 1 to the ADC/DAC bit in the register resets
the module and clearing the bit to 0 will enable the module. But the
driver seems to be doing the reverse of it.

[1] http://focus.ti.com/lit/ug/sprufi9b/sprufi9b.pdf

Signed-off-by: Rajashekhara, Sudhakar <sudhakar.raj@ti.com>
Acked-by: Liam Girdwood <lrg@ti.com>
Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>

Mudança Sumário

Diff

--- a/sound/soc/davinci/davinci-vcif.c
+++ b/sound/soc/davinci/davinci-vcif.c
@@ -62,9 +62,9 @@ static void davinci_vcif_start(struct snd_pcm_substream *substream)
6262 w = readl(davinci_vc->base + DAVINCI_VC_CTRL);
6363
6464 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
65- MOD_REG_BIT(w, DAVINCI_VC_CTRL_RSTDAC, 1);
65+ MOD_REG_BIT(w, DAVINCI_VC_CTRL_RSTDAC, 0);
6666 else
67- MOD_REG_BIT(w, DAVINCI_VC_CTRL_RSTADC, 1);
67+ MOD_REG_BIT(w, DAVINCI_VC_CTRL_RSTADC, 0);
6868
6969 writel(w, davinci_vc->base + DAVINCI_VC_CTRL);
7070 }
@@ -80,9 +80,9 @@ static void davinci_vcif_stop(struct snd_pcm_substream *substream)
8080 /* Reset transmitter/receiver and sample rate/frame sync generators */
8181 w = readl(davinci_vc->base + DAVINCI_VC_CTRL);
8282 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
83- MOD_REG_BIT(w, DAVINCI_VC_CTRL_RSTDAC, 0);
83+ MOD_REG_BIT(w, DAVINCI_VC_CTRL_RSTDAC, 1);
8484 else
85- MOD_REG_BIT(w, DAVINCI_VC_CTRL_RSTADC, 0);
85+ MOD_REG_BIT(w, DAVINCI_VC_CTRL_RSTADC, 1);
8686
8787 writel(w, davinci_vc->base + DAVINCI_VC_CTRL);
8888 }