Download
Desenvolver
Conta
Download
Desenvolver
Login
Forgot Account/Password
Criar Conta
Linguagem
Ajuda
Linguagem
Ajuda
×
Login
Nome de acesso
Senha
×
Forgot Account/Password
Estado tradução de Português
Category:
Software
People
PersonalForge
Magazine
Wiki
Pesquisa
OSDN
>
Pesquisar Software
>
Scientific/Engineering
>
Electronic Design Automation/Assistance (EDA)
>
CSV-Verilog Maker II
>
lista de arquivos para download
>
Pacote CSV-Verilog Maker II
CSV-Verilog Maker II
Descrição
Project Summary
Developer Dashboard
Página da Web
Developers
Image Gallery
List of RSS Feeds
Activity
Statistics
Histórico
Downloads
List of Releases
Stats
Código Fonte
Code Repository list
CVS
Visualizar Repositório
Tíquete
Ticket List
Milestone List
Type List
Lista de componentes
List of frequently used tickets/RSS
Submit New Ticket
Documents
Communication
Fóruns
List of Forums
Ajuda (1)
Open Discussion (1)
Mailing Lists
list of ML
News
RSS
Back to release list
Download List
Projeto Descrição
CSV-Verilog Maker IIはCSVプリプロセッサ上で動作するプログラムです。
Excelで検証内容や設計内容を記載し、Verilogに変換するソースコード自動生成プログラムです。
System Requirements
System requirement is not defined
Resenha
Average
5.0
3 total
5 Stars
3
4 Stars
0
3 Stars
0
2 Stars
0
1 Star
0
Your rating
Review this project
×
Your rating on CSV-Verilog Maker II
Your rating?
You are not logged in. To discriminate your posts from the rest, you need to pick a nickname. (The uniqueness of nickname is not reserved. It is possible that someone else could use the exactly same nickname. If you want assurance of your identity, you are recommended to login before posting.)
Login
Nickname
General comment (Required)
Pros
Cons
CSV-CPU Maker II
1.07a
1.06
1.05
1.04
1.02
1.01
1.00
CSV-CPU Maker (Old Version)
1.02
CSV-SystemC Maker II
0.94a
0.95a
CSV-Verilog Maker II
1.28a
1.28
1.27
1.26b
1.26a
1.26
1.25
1.24
1.23
1.22
1.21
1.20d
1.20c
1.20b
1.20a
1.20
1.19a
1.19
1.18
1.17a
1.15
1.14
1.13a
CSV-Verilog Maker (Old Version)
1.00
sample
20090622-1
SystemC Source Maker
1.08
1.07
1.06
1.05
1.04
1.03
1.01
1.00
verilog_model
1.03
1.02
1.01
1.00
Verilog Source Maker
1.01
1.00
CSV-Verilog Maker II
(23 items
Esconder
)
Liberado: 2017-03-05 12:56
1.28a
(1 files
Esconder
)
Liberado: 2015-07-26 23:03
1.28
(1 files
Mostrar
)
Liberado: 2015-07-25 22:38
1.27
(1 files
Mostrar
)
Liberado: 2015-02-15 20:40
1.26b
(1 files
Mostrar
)
Liberado: 2014-04-19 12:48
1.26a
(1 files
Mostrar
)
Liberado: 2013-09-13 22:16
1.26
(1 files
Mostrar
)
Liberado: 2013-08-29 22:31
1.25
(1 files
Mostrar
)
Liberado: 2013-08-22 22:20
1.24
(1 files
Mostrar
)
Liberado: 2013-08-19 22:59
1.23
(1 files
Mostrar
)
Liberado: 2013-08-17 23:24
1.22
(1 files
Mostrar
)
Liberado: 2013-08-17 12:53
1.21
(1 files
Mostrar
)
Liberado: 2012-06-03 19:48
1.20d
(1 files
Mostrar
)
Liberado: 2012-05-21 21:35
1.20c
(1 files
Mostrar
)
Liberado: 2012-05-14 22:37
1.20b
(1 files
Mostrar
)
Liberado: 2012-04-16 19:36
1.20a
(1 files
Mostrar
)
Liberado: 2012-04-16 14:21
1.20
(1 files
Mostrar
)
Liberado: 2012-04-14 21:43
1.19a
(1 files
Mostrar
)
Liberado: 2012-03-25 21:07
1.19
(1 files
Mostrar
)
Liberado: 2012-03-20 17:01
1.18
(1 files
Mostrar
)
Liberado: 2011-05-19 21:46
1.17a
(1 files
Mostrar
)
Liberado: 2009-06-03 21:20
1.15
(2 files
Mostrar
)
Liberado: 2009-05-23 19:03
1.14
(1 files
Mostrar
)
Liberado: 2009-05-17 16:56
1.13a
(1 files
Mostrar
)